当前位置:首页 >> 信息与通信 >>

M25P16


Numonyx? Forté? Serial Flash Memory M25P16
16 Mbit, serial Flash memory, 75 MHz SPI bus interface
Features
16 Mbit of Flash memory Page Program (up to 256 bytes) in 0.64 ms (ty

pical) Sector Erase (512 Kbit) in 0.6 s (typical) Bulk Erase (16 Mbit) in 13 s (typical) 2.7 V to 3.6 V single supply voltage SPI bus compatible serial interface 75 MHz Clock rate (maximum) Deep Power-down mode 1 ?A (typical) Electronic signatures – JEDEC standard two-byte signature (2015h) – Unique ID code (UID) with 16 bytes readonly, available upon customer request – RES instruction, one-byte, signature (14h), for backward compatibility More than 100,000 Erase/Program cycles per sector Hardware Write Protection: protected area size defined by three non-volatile bits (BP0, BP1 and BP2) More than 20 year data retention Packages – RoHS compliant Automotive Certified Parts Available UFDFPN8 (MC) (MLP8 4 x 3 mm) SO8N (MN) 150 mils width SO8W (MW) 208 mils width VFDFPN8 (MP) 6 × 5 mm (MLP8) VDFPN8 (ME) 8 x 6 mm (MLP8)

?

PDIP8 (BA) 300 mils width

SO16 (MF) 300 mils width

April 2010

Rev 20

1/59
www.numonyx.com 1

Contents

M25P16

Contents
1 2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 Serial Data output (Q) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Serial Data input (D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Serial Clock (C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Chip Select (S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Hold (HOLD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Write Protect (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 VCC supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 VSS ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

3 4

SPI modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Operating features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Page programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Sector Erase and Bulk Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Polling during a Write, Program or Erase cycle . . . . . . . . . . . . . . . . . . . . 12 Active Power, Standby Power and Deep Power-down modes . . . . . . . . . 12 Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5 6

Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6.1 6.2 6.3 6.4 Write Enable (WREN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Write Disable (WRDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Read Identification (RDID) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Read Status Register (RDSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
6.4.1 6.4.2 6.4.3 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 WEL bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 BP2, BP1, BP0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

2/59

M25P16 6.4.4

Contents SRWD bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12

Write Status Register (WRSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Read Data Bytes (READ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Read Data Bytes at Higher Speed (FAST_READ) . . . . . . . . . . . . . . . . . . 26 Page Program (PP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Sector Erase (SE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Bulk Erase (BE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Deep Power-down (DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Release from Deep Power-down and Read Electronic Signature (RES) . 32

7 8 9 10 11 12 13 14

Power-up and power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Ordering Information, Standard Parts . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Ordering Information, Automotive Parts . . . . . . . . . . . . . . . . . . . . . . . . 55 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

3/59

List of tables

M25P16

List of tables
Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. Table 20. Table 21. Table 22. Table 23. Table 24. Table 25. Table 26. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Protected area sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Read Identification (RDID) data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Status Register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Power-up timing and VWI threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Data retention and endurance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 AC characteristics (110 nm technology) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 AC characteristics (25 MHz operation) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 SO8N – 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 SO8 wide – 8 lead plastic small outline, 208 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 SO16 wide – 16-lead plastic small outline, 300 mils body width, mechanical data . . . . . . 49 PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data52 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

4/59

M25P16

List of figures

List of figures
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 SO8, VFQFPN, VDFPN, and PDIP8 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 SO16 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Hold condition activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Write Enable (WREN) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Write Disable (WRDI) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Read Identification (RDID) instruction sequence and data-out sequence . . . . . . . . . . . . . 20 Read Status Register (RDSR) instruction sequence and data-out sequence . . . . . . . . . . 22 Write Status Register (WRSR) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Read Data Bytes (READ) instruction sequence and data-out sequence . . . . . . . . . . . . . . 25 Read Data Bytes at Higher Speed (FAST_READ) instruction sequence and data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Figure 15. Page Program (PP) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 16. Sector Erase (SE) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Figure 17. Bulk Erase (BE) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Figure 18. Deep Power-down (DP) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Figure 19. Release from Deep Power-down and Read Electronic Signature (RES) instruction sequence and data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Figure 20. Release from Deep Power-down (RES) instruction sequence . . . . . . . . . . . . . . . . . . . . . . 33 Figure 21. Power-up timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Figure 22. AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 23. Serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Figure 24. Write Protect setup and hold timing during WRSR when SRWD = 1 . . . . . . . . . . . . . . . . . 42 Figure 25. Hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Figure 26. Output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Figure 27. VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Figure 28. VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Figure 29. SO8N – 8 lead plastic small outline, 150 mils body width, package outline . . . . . . . . . . . . 47 Figure 30. SO8W – 8 lead plastic small outline, 208 mils body width, package outline. . . . . . . . . . . . 48 Figure 31. SO16 wide – 16-lead plastic small outline, 300 mils body width, package outline . . . . . . . 49 Figure 32. PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package outline . . . . . . . . . . . 50 Figure 33. UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data51 Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14.

5/59

Description

M25P16

1

Description
The M25P16 is a 16 Mbit (2 Mbit × 8) serial Flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction. The memory is organized as 32 sectors, each containing 256 pages. Each page is 256 bytes wide. Thus, the whole memory can be viewed as consisting of 8192 pages, or 2 097 152 bytes. The whole memory can be erased using the Bulk Erase instruction, or a sector at a time, using the Sector Erase instruction. Figure 1. Logic diagram
VCC

D C S W HOLD M25P16

Q

VSS
AI05762

Table 1.

Signal names
Function Serial Clock Serial Data input Serial Data output Chip Select Write Protect Hold Supply voltage Ground Input Input Output Input Input Input Direction

Signal name C D Q S W HOLD VCC VSS

6/59

M25P16 Figure 2. SO8, VFQFPN, VDFPN, and PDIP8 connections
M25P16 S Q W VSS 1 2 3 4 8 7 6 5
AI08517

Description

VCC HOLD C D

1. There is an exposed central pad on the underside of the VFQFPN package. This is pulled, internally, to VSS, and must not be allowed to be connected to any other voltage or signal line on the PCB. 2. See Package mechanical section for package dimensions, and how to identify pin-1.

Figure 3.

SO16 connections
M25P16 HOLD VCC DU DU DU DU S Q 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9
AI08594B

C D DU DU DU DU VSS W

1. DU = Don’t use 2. See Package mechanical section for package dimensions, and how to identify pin-1.

7/59

Signal description

M25P16

2
2.1

Signal description
Serial Data output (Q)
This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

2.2

Serial Data input (D)
This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of Serial Clock (C).

2.3

Serial Clock (C)
This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data output (Q) changes after the falling edge of Serial Clock (C).

2.4

Chip Select (S)
When this input signal is High, the device is deselected and Serial Data output (Q) is at high impedance. Unless an internal Program, Erase or Write Status Register cycle is in progress, the device will be in the Standby mode (this is not the Deep Power-down mode). Driving Chip Select (S) Low selects the device, placing it in the Active Power mode. After power-up, a falling edge on Chip Select (S) is required prior to the start of any instruction.

2.5

Hold (HOLD)
The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device. During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are Don’t care. To start the Hold condition, the device must be selected, with Chip Select (S) driven Low.

2.6

Write Protect (W)
The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP2, BP1 and BP0 bits of the Status Register).

8/59

M25P16

Signal description

2.7

VCC supply voltage
VCC is the supply voltage.

2.8

VSS ground
VSS is the reference for the VCC supply voltage.

9/59

SPI modes

M25P16

3

SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: CPOL=0, CPHA=0 CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C). The difference between the two modes, as shown in Figure 5, is the clock polarity when the bus master is in Standby mode and not transferring data: C remains at 0 for (CPOL=0, CPHA=0) C remains at 1 for (CPOL=1, CPHA=1) Figure 4. Bus master and memory devices on the SPI bus
VSS VCC R SDO SPI interface with (CPOL, CPHA) = (0, 0) or (1, 1) SDI SCK C Q D SPI Bus Master R CS3 CS2 CS1 S W HOLD S W HOLD S W HOLD SPI memory device VCC VSS R SPI memory device C Q D VCC VSS R SPI memory device C Q D VCC VSS

AI12836b

1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.

Figure 4 shows an example of three devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data output (Q) line at a time, the other devices are high impedance. Resistors R (represented in Figure 4) ensure that the M25P16 is not selected if the Bus Master leaves the S line in the high impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the same time (for example, when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all inputs/outputs become high impedance, the S line is pulled High while the C line is pulled Low (thus ensuring that S and C do not become High at the same time, and so, that the tSHCH requirement is met). The typical value of R is 100 k Ω, assuming that the time constant R*Cp (Cp = parasitic capacitance of the bus line) is shorter than the time during which the Bus Master leaves the SPI bus in high impedance.
10/59

M25P16

SPI modes Example: Cp = 50 pF, that is R*Cp = 5 ?s: the application must ensure that the Bus Master never leaves the SPI bus in the high impedance state for a time period shorter than 5 ?s. Figure 5.
CPOL CPHA C

SPI modes supported

0

0

1

1

C

D

MSB

Q

MSB

AI01438B

11/59

Operating features

M25P16

4
4.1

Operating features
Page programming
To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration tPP). To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory. For optimized timings, it is recommended to use the Page Program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several Page Program (PP) sequences with each containing only a few bytes (see Page Program (PP)).

4.2

Sector Erase and Bulk Erase
The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved either a sector at a time, using the Sector Erase (SE) instruction, or throughout the entire memory, using the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of duration tSE or tBE). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

4.3

Polling during a Write, Program or Erase cycle
A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE or BE) can be achieved by not waiting for the worst case delay (tW, tPP, tSE, or tBE). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

4.4

Active Power, Standby Power and Deep Power-down modes
When Chip Select (S) is Low, the device is selected, and in the Active Power mode. When Chip Select (S) is High, the device is deselected, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes in to the Standby Power mode. The device consumption drops to ICC1. The Deep Power-down mode is entered when the specific instruction (the Deep Powerdown (DP) instruction) is executed. The device consumption drops further to ICC2. The device remains in this mode until another specific instruction (the Release from Deep Power-down and Read Electronic Signature (RES) instruction) is executed. While in the Deep Power-down mode, the device ignores all Write, Program and Erase instructions (see Deep Power-down (DP)). This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.

12/59

M25P16

Operating features

4.5

Status Register
The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See Section 6.4: Read Status Register (RDSR) for a detailed description of the Status Register bits.

4.6

Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M25P16 features the following data protection mechanisms: Power on reset and an internal timer (tPUW) can provide protection against inadvertent changes while the power supply is outside the operating specification Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events: – – – – – – Power-up Write Disable (WRDI) instruction completion Write Status Register (WRSR) instruction completion Page Program (PP) instruction completion Sector Erase (SE) instruction completion Bulk Erase (BE) instruction completion

Software Protected Mode (SPM): The Block Protect bits (BP2, BP1, BP0) allow part of the memory to be configured as read-only. Hardware Protected Mode (HPM): The Write Protect (W) signal allows the Block Protect bits (BP2, BP1, BP0) and the Status Register Write Disable bit (SRWD) to be protected. In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection, as all Write, Program and Erase instructions are ignored.

13/59

Operating features Table 2. Protected area sizes
Memory content

M25P16

Status Register content BP2 BP1 BP0 bit bit bit 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 none Upper 32nd (Sector 31) Protected area

Unprotected area All sectors(1) (32 sectors: 0 to 31) Lower 31/32nds (31 sectors: 0 to 30)

Upper sixteenth (2 sectors: 30 and 31) Lower 15/16ths (30 sectors: 0 to 29) Upper eighth (4 sectors: 28 to 31) Upper quarter (8 sectors: 24 to 31) Upper half (16 sectors: 16 to 31) All sectors (32 sectors: 0 to 31) All sectors (32 sectors: 0 to 31) Lower seven-eighths (28 sectors: 0 to 27) Lower three-quarters (24 sectors: 0 to 23) Lower half (16 sectors: 0 to 15) none none

1. The device is ready to accept a Bulk Erase instruction only if all Block Protect bits (BP2, BP1, BP0) are 0.

4.7

Hold condition
The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal Low does not terminate any Write Status Register, Program or Erase cycle that is currently in progress. To enter the Hold condition, the device must be selected, with Chip Select (S) Low. The Hold condition starts on the falling edge of the Hold (HOLD) signal, provided that this coincides with Serial Clock (C) being Low (as shown in Figure 6). The Hold condition ends on the rising edge of the Hold (HOLD) signal, provided that this coincides with Serial Clock (C) being Low. If the falling edge does not coincide with Serial Clock (C) being Low, the Hold condition starts after Serial Clock (C) next goes Low. Similarly, if the rising edge does not coincide with Serial Clock (C) being Low, the Hold condition ends after Serial Clock (C) next goes Low (this is shown in Figure 6: Hold condition activation). During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are Don’t care. Normally, the device is kept selected, with Chip Select (S) driven Low, for the whole duration of the Hold condition. This is to ensure that the state of the internal logic remains unchanged from the moment of entering the Hold condition. If Chip Select (S) goes High while the device is in the Hold condition, this has the effect of resetting the internal logic of the device. To restart communication with the device, it is necessary to drive Hold (HOLD) High, and then to drive Chip Select (S) Low. This prevents the device from going back to the Hold condition.

14/59

M25P16 Figure 6. Hold condition activation

Operating features

C

HOLD

Hold condition (standard use)

Hold condition (non-standard use)
AI02029D

15/59

Memory organization

M25P16

5

Memory organization
The memory is organized as: 2 097 152 bytes (8 bits each) 32 sectors (512 Kbits, 65536 bytes each) 8192 pages (256 bytes each). Each page can be individually programmed (bits are programmed from 1 to 0). The device is sector or bulk erasable (bits are erased from 0 to 1) but not page erasable. Figure 7. Block diagram

HOLD W S C D Q Control Logic

High voltage Generator

I/O Shift Register

Address Register and Counter

256 byte Data Buffer

Status Register

1FFFFFh

Y Decoder

Size of the read-only memory area

00000h 256 bytes (page size) X Decoder

000FFh

AI04987

16/59

M25P16 Table 3. Memory organization
Sector 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1F0000h 1E0000h 1D0000h 1C0000h 1B0000h 1A0000h 190000h 180000h 170000h 160000h 150000h 140000h 130000h 120000h 110000h 100000h 0F0000h 0E0000h 0D0000h 0C0000h 0B0000h 0A0000h 090000h 080000h 070000h 060000h 050000h 040000h 030000h 020000h 010000h 000000h Address range

Memory organization

1FFFFFh 1EFFFFh 1DFFFFh 1CFFFFh 1BFFFFh 1AFFFFh 19FFFFh 18FFFFh 17FFFFh 16FFFFh 15FFFFh 14FFFFh 13FFFFh 12FFFFh 11FFFFh 10FFFFh 0FFFFFh 0EFFFFh 0DFFFFh 0CFFFFh 0BFFFFh 0AFFFFh 09FFFFh 08FFFFh 07FFFFh 06FFFFh 05FFFFh 04FFFFh 03FFFFh 02FFFFh 01FFFFh 00FFFFh

17/59

Instructions

M25P16

6

Instructions
All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data input (D) is sampled on the first rising edge of Serial Clock (C) after Chip Select (S) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data input (D), each bit being latched on the rising edges of Serial Clock (C). The instruction set is listed in Table 4: Instruction set. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (FAST_READ), Read Status Register (RDSR), Read Identification (RDID) or Release from Deep Power-down, and Read Electronic Signature (RES) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S) can be driven High after any bit of the data-out sequence is being shifted out. For a Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI), or Deep Power-down (DP) instruction, Chip Select (S) must be driven High exactly at a byte boundary. Otherwise the instruction is rejected and not executed. That is, Chip Select (S) must driven High when the number of clock pulses after Chip Select (S) being driven Low is an exact multiple of eight. All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

Note: Table 4.

Output Hi-Z is defined as the point where data out is no longer driven. Instruction set
Description Write Enable Write Disable Read Identification Read Status Register Write Status Register Read Data Bytes Read Data Bytes at Higher Speed Page Program Sector Erase Bulk Erase Deep Power-down Release from Deep Power-down, and Read Electronic Signature Release from Deep Power-down One-byte instruction code 0000 0110 0000 0100 1001 1111 0000 0101 0000 0001 0000 0011 0000 1011 0000 0010 1101 1000 1100 0111 1011 1001 06h 04h 9Fh 05h 01h 03h 0Bh 02h D8h C7h B9h Address bytes 0 0 0 0 0 3 3 3 3 0 0 0 1010 1011 ABh 0 0 0 Dummy bytes 0 0 0 0 0 0 1 0 0 0 0 3 Data bytes 0 0 1 to 20 1 to ∞ 1 1 to ∞ 1 to ∞ 1 to 256 0 0 0 1 to ∞

Instruction WREN WRDI RDID RDSR WRSR READ FAST_READ PP SE BE DP

RES

18/59

M25P16

Instructions

6.1

Write Enable (WREN)
The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instruction. The Write Enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the instruction code, and then driving Chip Select (S) High. Figure 8. Write Enable (WREN) instruction sequence
S 0 C Instruction D High Impedance Q
AI02281E

1

2

3

4

5

6

7

6.2

Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure 9) resets the Write Enable Latch (WEL) bit. The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the instruction code, and then driving Chip Select (S) High. The Write Enable Latch (WEL) bit is reset under the following conditions: Power-up Write Disable (WRDI) instruction completion Write Status Register (WRSR) instruction completion Page Program (PP) instruction completion Sector Erase (SE) instruction completion Bulk Erase (BE) instruction completion Figure 9. Write Disable (WRDI) instruction sequence
S 0 C Instruction D High Impedance Q
AI03750D

1

2

3

4

5

6

7

19/59

Instructions

M25P16

6.3

Read Identification (RDID)
The Read Identification (RDID) instruction allows to read the device identification data: Manufacturer identification (1 byte) Device identification (2 bytes) A Unique ID code (UID) (17 bytes, of which 16 available upon customer request). The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. The device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (20h), and the memory capacity of the device in the second byte (15h). The UID contains the length of the following data in the first byte (set to 10h), and 16 bytes of the optional Customized Factory Data (CFD) content. The CFD bytes are read-only and can be programmed with customers data upon their request. If the customers do not make requests, the devices are shipped with all the CFD bytes programmed to zero (00h).

Note:

See Section 12: Ordering Information, Standard Parts on page 53 for CFD programmed devices. Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The device is first selected by driving Chip Select (S) Low. Then, the 8-bit instruction code for the instruction is shifted in. After this, the 24-bit device identification, stored in the memory, the 8-bit CFD length followed by 16 bytes of CFD content will be shifted out on Serial Data output (Q). Each bit is shifted out during the falling edge of Serial Clock (C). The instruction sequence is shown in Figure 10: Read Identification (RDID) instruction sequence and data-out sequence. The Read Identification (RDID) instruction is terminated by driving Chip Select (S) High at any time during data output. When Chip Select (S) is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Table 5.

Read Identification (RDID) data-out sequence
Device identification Memory type 20h Memory capacity 15h CFD length 10h UID CFD content 16 bytes

Manufacturer identification 20h

Figure 10. Read Identification (RDID) instruction sequence and data-out sequence
S 0 C Instruction D Manufacturer identification High Impedance Q MSB 15 14 13 MSB 3 2 1 0 MSB
AI06809c

1

2

3

4

5

6

7

8

9 10 11 12 13 14 15 16 17 18

28 29 30 31

Device identification

UID

20/59

M25P16

Instructions

6.4

Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 11. Table 6.
b7 SRWD 0 0 BP2 BP1 BP0 WEL

Status Register format
b0 WIP

Status Register Write Protect Block Protect bits Write Enable Latch bit Write In Progress bit

The status and control bits of the Status Register are as follows:

6.4.1

WIP bit
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to ‘1’, such a cycle is in progress, when reset to ‘0’ no such cycle is in progress.

6.4.2

WEL bit
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to ‘1’ the internal Write Enable Latch is set, when set to ‘0’ the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

6.4.3

BP2, BP1, BP0 bits
The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or more of the Block Protect (BP2, BP1, BP0) bits is set to ‘1’, the relevant memory area (as defined in Table 2) becomes protected against Page Program (PP) and Sector Erase (SE) instructions. The Block Protect (BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Bulk Erase (BE) instruction is executed if, and only if, all Block Protect (BP2, BP1, BP0) bits are 0.

21/59

Instructions

M25P16

6.4.4

SRWD bit
The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to ‘1’, and Write Protect (W) is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution. Figure 11. Read Status Register (RDSR) instruction sequence and data-out sequence

S 0 C Instruction D Status Register Out High Impedance Q 7 MSB 6 5 4 3 2 1 0 7 MSB
AI02031E

1

2

3

4

5

6

7

8

9 10 11 12 13 14 15

Status Register Out 6 5 4 3 2 1 0 7

22/59

M25P16

Instructions

6.5

Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL). The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) Low, followed by the instruction code and the data byte on Serial Data input (D). The instruction sequence is shown in Figure 12. The Write Status Register (WRSR) instruction has no effect on b6, b5, b1 and b0 of the Status Register. b6 and b5 are always read as 0. Chip Select (S) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (S) is driven High, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset. The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 2. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected mode (HPM) is entered. Figure 12. Write Status Register (WRSR) instruction sequence

S 0 C Instruction Status Register In 7 High Impedance Q
AI02282D

1

2

3

4

5

6

7

8

9 10 11 12 13 14 15

D

6

5

4

3

2

1

0

MSB

23/59

Instructions Table 7. Protection modes
Mode Write Protection of the Status Register Status Register is writable (if the WREN instruction has set the WEL bit) The values in the SRWD, BP2, BP1 and BP0 bits can be changed Status Register is Hardware write protected The values in the SRWD, BP2, BP1 and BP0 bits cannot be changed Memory content Protected area(1)

M25P16

W SRWD signal bit 1 0 1 0 0 1

Unprotected area(1)

Software Protected mode (SPM) Hardwar e Protected mode (HPM)

Protected against Page Program, Sector Erase and Bulk Erase

Ready to accept Page Program and Sector Erase instructions

0

1

Protected against Page Program, Sector Erase and Bulk Erase

Ready to accept Page Program and Sector Erase instructions

1. As defined by the values in the Block Protect (BP2, BP1, BP0) bits of the Status Register, as shown in Table 6.

The protection features of the device are summarized in Table 7. When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect (W) is driven High or Low. When the Status Register Write Disable (SRWD) bit of the Status Register is set to ‘1’, two cases need to be considered, depending on the state of Write Protect (W): If Write Protect (W) is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction If Write Protect (W) is driven Low, it is not possible to write to the Status Register even if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction (attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected against data modification. Regardless of the order of the two events, the Hardware Protected mode (HPM) can be entered: by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) Low or by driving Write Protect (W) Low after setting the Status Register Write Disable (SRWD) bit. The only way to exit the Hardware Protected mode (HPM) once entered is to pull Write Protect (W) High. If Write Protect (W) is permanently tied High, the Hardware Protected mode (HPM) can never be activated, and only the Software Protected mode (SPM), using the Block Protect (BP2, BP1, BP0) bits of the Status Register, can be used.

24/59

M25P16

Instructions

6.6

Read Data Bytes (READ)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on Serial Data output (Q), each bit being shifted out, at a maximum frequency fR, during the falling edge of Serial Clock (C). The instruction sequence is shown in Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely. The Read Data Bytes (READ) instruction is terminated by driving Chip Select (S) High. Chip Select (S) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 13. Read Data Bytes (READ) instruction sequence and data-out sequence
S 0 C Instruction 24-bit address 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39

D High Impedance Q

23 22 21 MSB

3

2

1

0 Data Out 1 7 6 5 4 3 2 1 0 Data Out 2 7

MSB
AI03748D

1. Address bits A23 to A21 are Don’t care.

25/59

Instructions

M25P16

6.7

Read Data Bytes at Higher Speed (FAST_READ)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on Serial Data output (Q), each bit being shifted out, at a maximum frequency fC, during the falling edge of Serial Clock (C). The instruction sequence is shown in Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely. The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (S) High. Chip Select (S) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 14. Read Data Bytes at Higher Speed (FAST_READ) instruction sequence and data-out sequence
S 0 C Instruction 24-bit address 1 2 3 4 5 6 7 8 9 10 28 29 30 31

D High Impedance Q

23 22 21

3

2

1

0

S 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 C Dummy byte

D

7

6

5

4

3

2

1

0 DATA OUT 1 DATA OUT 2 1 0 7 MSB 6 5 4 3 2 1 0 7 MSB
AI04006

Q

7 MSB

6

5

4

3

2

1. Address bits A23 to A21 are Don’t care.

26/59

M25P16

Instructions

6.8

Page Program (PP)
The Page Program (PP) instruction allows bytes to be programmed in the memory (changing bits from 1 to 0). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL). The Page Program (PP) instruction is entered by driving Chip Select (S) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data input (D). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (S) must be driven Low for the entire duration of the sequence. The instruction sequence is shown in Figure 15. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. For optimized timings, it is recommended to use the Page Program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several Page Program (PP) sequences with each containing only a few bytes. Chip Select (S) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed. As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table 2 and Table 3) is not executed.

27/59

Instructions Figure 15. Page Program (PP) instruction sequence
S 0 C Instruction 24-bit address Data byte 1 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39

M25P16

D

23 22 21 MSB

3

2

1

0

7

6

5

4

3

2

1

0

MSB

S 2072 2073 2074 2075 2076 2077 2 2078 1 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 C Data byte 2 Data byte 3 Data byte 256 2079 0
AI04082B

D

7

6

5

4

3

2

1

0

7 MSB

6

5

4

3

2

1

0

7

6

5

4

3

MSB

MSB

1. Address bits A23 to A21 are Don’t care.

28/59

M25P16

Instructions

6.9

Sector Erase (SE)
The Sector Erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL). The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the instruction code, and three address bytes on Serial Data input (D). Any address inside the sector (see Table 3) is a valid address for the Sector Erase (SE) instruction. Chip Select (S) must be driven Low for the entire duration of the sequence. The instruction sequence is shown in Figure 16. Chip Select (S) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table 2 and Table 3) is not executed. Figure 16. Sector Erase (SE) instruction sequence

S 0 C Instruction 24 Bit Address 1 2 3 4 5 6 7 8 9 29 30 31

D

23 22 MSB

2

1

0

AI03751D

1. Address bits A23 to A21 are Don’t care.

29/59

Instructions

M25P16

6.10

Bulk Erase (BE)
The Bulk Erase (BE) instruction sets all bits to ‘1’ (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL). The Bulk Erase (BE) instruction is entered by driving Chip Select (S) Low, followed by the instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the entire duration of the sequence. The instruction sequence is shown in Figure 17. Chip Select (S) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Bulk Erase instruction is not executed. As soon as Chip Select (S) is driven High, the self-timed Bulk Erase cycle (whose duration is tBE) is initiated. While the Bulk Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Bulk Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Bulk Erase (BE) instruction is executed only if all Block Protect (BP2, BP1, BP0) bits are 0. The Bulk Erase (BE) instruction is ignored if one, or more, sectors are protected. Figure 17. Bulk Erase (BE) instruction sequence

S 0 C Instruction D 1 2 3 4 5 6 7

AI03752D

30/59

M25P16

Instructions

6.11

Deep Power-down (DP)
Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as a software protection mechanism, while the device is not in active use, as in this mode, the device ignores all Write, Program and Erase instructions. Driving Chip Select (S) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Powerdown mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, subsequently reducing the standby current (from ICC1 to ICC2, as specified in Table 14). To take the device out of Deep Power-down mode, the Release from Deep Power-down and Read Electronic Signature (RES) instruction must be issued. No other instruction must be issued while the device is in Deep Power-down mode. The Release from Deep Power-down and Read Electronic Signature (RES) instruction also allows the electronic signature of the device to be output on Serial Data output (Q). The Deep Power-down mode automatically stops at power-down, and the device always powers up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (S) Low, followed by the instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the entire duration of the sequence. The instruction sequence is shown in Figure 18. Chip Select (S) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (S) is driven High, it requires a delay of tDP before the supply current is reduced to ICC2 and the Deep Power-down mode is entered. Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 18. Deep Power-down (DP) instruction sequence

S 0 C Instruction D 1 2 3 4 5 6 7 tDP

Standby mode

Deep Power-down mode
AI03753D

31/59

Instructions

M25P16

6.12

Release from Deep Power-down and Read Electronic Signature (RES)
To take the device out of Deep Power-down mode, the Release from Deep Power-down and Read Electronic Signature (RES) instruction must be issued. No other instruction must be issued while the device is in Deep Power-down mode. The instruction can also be used to read, on Serial Data output (Q), the old-style 8-bit electronic signature, whose value for the M25P16 is 14h. Please note that this is not the same as, or even a subset of, the JEDEC 16-bit electronic signature that is read by the Read Identifier (RDID) instruction. The old-style electronic signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit electronic signature, and the Read Identifier (RDID) instruction. Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Electronic Signature (RES) instruction always provides access to the old-style 8-bit electronic signature of the device, and can be applied even if the Deep Power-down mode has not been entered. Any Release from Deep Power-down and Read Electronic Signature (RES) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The device is first selected by driving Chip Select (S) Low. The instruction code is followed by 3 dummy bytes, each bit being latched-in on Serial Data input (D) during the rising edge of Serial Clock (C). Then, the old-style 8-bit electronic signature, stored in the memory, is shifted out on Serial Data output (Q), each bit being shifted out during the falling edge of Serial Clock (C). The instruction sequence is shown in Figure 19. The Release from Deep Power-down and Read Electronic Signature (RES) instruction is terminated by driving Chip Select (S) High after the electronic signature has been read at least once. Sending additional clock cycles on Serial Clock (C), while Chip Select (S) is driven Low, cause the electronic signature to be output repeatedly. When Chip Select (S) is driven High, the device is put in the Standby Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Standby Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by tRES2, and Chip Select (S) must remain High for at least tRES2(max). Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

32/59

M25P16

Instructions

Figure 19. Release from Deep Power-down and Read Electronic Signature (RES) instruction sequence and data-out sequence

S 0 C Instruction 3 Dummy bytes tRES2 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38

D High Impedance Q

23 22 21 MSB

3

2

1

0 Electronic Signature Out 7 MSB Deep Power-down mode Standby mode
AI04047C

6

5

4

3

2

1

0

1. The value of the 8-bit electronic signature, for the M25P16, is 14h.

Figure 20. Release from Deep Power-down (RES) instruction sequence

S 0 C Instruction D 1 2 3 4 5 6 7 tRES1

High Impedance Q Deep Power-down mode Standby mode
AI04078B

Driving Chip Select (S) High after the 8-bit instruction byte has been received by the device, but before the whole of the 8-bit electronic signature has been transmitted for the first time (as shown in Figure 20), still ensures that the device is put into Standby Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Standby Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by tRES1, and Chip Select (S) must remain High for at least tRES1(max). Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

33/59

Power-up and power-down

M25P16

7

Power-up and power-down
At power-up and power-down, the device must not be selected (that is Chip Select (S) must follow the voltage applied on VCC) until VCC reaches the correct value: VCC(min) at power-up, and then for a further delay of tVSL VSS at power-down A safe configuration is provided in Section 3: SPI modes. To avoid data corruption and inadvertent write operations during power-up, a Power-On Reset (POR) circuit is included. The logic inside the device is held reset while VCC is less than the Power-On Reset (POR) threshold voltage, VWI – all operations are disabled, and the device does not respond to any instruction. Moreover, the device ignores all Write Enable (WREN), Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instructions until a time delay of tPUW has elapsed after the moment that VCC rises above the VWI threshold. However, the correct operation of the device is not guaranteed if, by this time, VCC is still below VCC(min). No Write Status Register, Program or Erase instructions should be sent until the later occurance of: tPUW after VCC passed the VWI threshold tVSL after VCC passed the VCC(min) level. These values are specified in Table 8. If the delay, tVSL, has elapsed, after VCC has risen above VCC(min), the device can be selected for READ instructions even if the tPUW delay is not yet fully elapsed. At power-up, the device is in the following state: The device is in the Standby mode (not the Deep Power-down mode) The Write Enable Latch (WEL) bit is reset The Write In Progress (WIP) bit is reset. Normal precautions must be taken for supply rail decoupling, to stabilize the VCC supply. Each device in a system should have the VCC rail decoupled by a suitable capacitor close to the package pins. Generally, this capacitor is of the order of 100 nF. At power-down, when VCC drops from the operating voltage to below the Power-On Reset (POR) threshold voltage, VWI, all operations are disabled and the device does not respond to any instruction. The designer needs to be aware that if a power-down occurs while a Write, Program or Erase cycle is in progress, some data corruption can result.

34/59

M25P16 Figure 21. Power-up timing
VCC VCC(max) Program, Erase and Write commands are rejected by the device Chip selection not allowed VCC(min) Reset state of the device VWI tPUW tVSL

Initial delivery state

Read access allowed

Device fully accessible

time
AI04009C

Table 8.
Symbol tVSL(1) tPUW
(1)

Power-up timing and VWI threshold
Parameter VCC(min) to S Low Time delay to Write instruction Write Inhibit voltage Min 30 1 1.0 Max — 10 2.1 Unit ?s ms V

VWI(1)

1. These parameters are characterized only.

8

Initial delivery state
The device is delivered with the memory array erased: all bits are set to ‘1’ (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

35/59

Maximum rating

M25P16

9

Maximum rating
Stressing the device above the rating listed in Table 9: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the Numonyx SURE Program and other relevant quality documents. Table 9.
Symbol TSTG TLEAD VIO VCC VESD Storage temperature Lead temperature during soldering Input and output voltage (with respect to ground) Supply voltage Electrostatic discharge voltage (Human Body model)(4)

Absolute maximum ratings
Parameter Min –65 — Max 150 see
(1)

Unit °C °C V V V

–0.6(2) VCC + 0.6(3) –0.6 –2000 4.0 2000

1. Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the Numonyx RoHS compliant 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU. 2. The minimum voltage may reach the value of -2 V for no more than 20 ns during transitions. 3. The maximum voltage may reach the value of VCC+2 V for no more than 20 ns during transitions. 4. JEDEC Std JESD22-A114A (C1 = 100 pF, R1 = 1500 Ω, R2 = 500 Ω).

36/59

M25P16

DC and AC parameters

10

DC and AC parameters
This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters. Table 10.
Symbol VCC TA Supply voltage grade 3 Ambient operating temperature grade 6 –40 85 °C

Operating conditions
Parameter Min 2.7 –40 Max 3.6 125 Unit V °C

Table 11.

Data retention and endurance
Condition Grade 3, Autograde 6, Grade 6 at 55°C Min 100000 20 — — Max Unit Cycles per Sector years

Parameter Program/Erase Cycles Data Retention

Table 12.
Symbol

AC measurement conditions
Parameter Load capacitance Input rise and fall times Min 30 5 0.2VCC to 0.8VCC 0.3VCC to 0.7VCC VCC / 2 Max Unit pF ns V V V

CL

Input pulse voltages Input timing reference voltages Output timing reference voltages

Figure 22. AC measurement I/O waveform
Input levels 0.8VCC Input and output timing reference levels 0.7VCC 0.5VCC 0.3VCC
AI07455

0.2VCC

Table 13.
Symbol COUT CIN

Capacitance(1)
Parameter Output capacitance (Q) Input capacitance (other pins) Test Condition VOUT = 0 V VIN = 0 V — — Min Max 8 6 Unit pF pF

1. Sampled only, not 100% tested, at TA = 25 °C and a frequency of 20 MHz.

37/59

DC and AC parameters Table 14.
Symbol ILI ILO ICC1

M25P16 DC characteristics
Parameter Test condition (in addition to those in Table 10) — — S = VCC, VIN = VSS or VCC — — — — — S = VCC, VIN = VSS or VCC C = 0.1VCC / 0.9.VCC at 75 MHz, Q = open — — — — — — — – 0.5 0.7VCC IOL = 1.6 mA IOH = –100 ?A — VCC–0.2 Min Max ±2 ±2 50 100 10 100 8 4 15 15 15 15 0.3VCC VCC+0.4 0.4 — Unit ?A ?A ?A ?A ?A ?A mA mA mA mA mA mA V V V V

Input leakage current Output leakage current Grade 6 Standby current Grade 3 Deep Power-down current Grade 6 Grade 3

ICC2

ICC3

Operating current (READ) C = 0.1VCC / 0.9.VCC at 33 MHz, Q = open Operating current (PP) Operating current (WRSR) Operating current (SE) Operating current (BE) Input low voltage Input high voltage Output low voltage Output high voltage — — S = VCC S = VCC S = VCC S = VCC

ICC4 ICC5 ICC6 ICC7 VIL VIH VOL VOH

38/59

M25P16 Table 15. AC characteristics (110 nm technology)

DC and AC parameters

Applies only to products made with 110 nm technology Test conditions specified in Table 10 and Table 12 Symbol Alt. Parameter Clock frequency for the following instructions: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, RDID, RDSR, WRSR Clock frequency for READ instructions tCLH Clock High time tCLL Clock Low time Clock Rise time(4) (peak to peak) Clock Fall time
(4)

Min

Typ(1)

Max

Unit

fC fR tCH(2) tCL(1) tCLCH(3) tCHCL
(3)

fC

DC — DC — 6 6 — — — — — — — — — — — — —

75 33

MHz MHz ns ns V/ns V/ns ns ns ns ns ns ns ns

0.1 — 0.1 — 5 5 2 5 5 5 — — — — — —

(peak to peak)

tSLCH tCHSL tDVCH tCHDX tCHSH tSHCH tSHSL tSHQZ(3) tCLQV tCLQX tHLCH tCHHH tHHCH tCHHL tHHQX(3) tHLQZ
(3)

tCSS S Active Setup time (relative to C) S Not Active Hold time (relative to C) tDSU Data In Setup time tDH Data In Hold time S Active Hold time (relative to C) S Not Active Setup time (relative to C) tCSH S Deselect time tDIS Output Disable time tV Clock Low to Output Valid under 30 pF/10 pF

100 — — — 0 5 5 5 5 — — — — — — — — — 20 —

8 8/6 — — — — — 8 8 — — 3 30 30 1.3 15

ns ns ns ns ns ns ns ns ns ns ns ?s ?s ?s ms

tHO Output Hold time HOLD Setup time (relative to C) HOLD Hold time (relative to C) HOLD Setup time (relative to C) HOLD Hold time (relative to C) tLZ HOLD to Output Low-Z tHZ HOLD to Output High-Z Write Protect Setup time Write Protect Hold time S High to Deep Power-down mode S High to Standby mode without Read Electronic Signature

tWHSL(5) tSHWL
(5)

100 — — — — — —

tDP(3) tRES1(3) tRES2(3) tW

S High to Standby mode with Read Electronic — Signature Write Status Register cycle time —

39/59

DC and AC parameters Table 15. AC characteristics (110 nm technology) (continued)
Applies only to products made with 110 nm technology Test conditions specified in Table 10 and Table 12 Symbol Alt. Parameter Page Program cycle time (256 bytes) tPP (6) Min — Typ(1) 0.64 0.01 int(n/8) × 0.02(7) 0.6 13 3 5

M25P16

Max

Unit

Page Program cycle time (n bytes, where n = 1 — to 4) Page Program cycle time (n bytes, where n = 5 — to 256)

ms

tSE tBE

Sector Erase cycle time Bulk Erase cycle time

— —

s s

40

1. Typical values given for TA = 25 °C. 2. tCH + tCL must be greater than or equal to 1/ fC. 3. Value guaranteed by characterization, not 100% tested in production. 4. Expressed as a slew-rate. 5. Only applicable as a constraint for a WRSR instruction when SRWD is set at ‘1’. 6. When using the Page Program (PP) instruction to program consecutive bytes, optimized timings are obtained with one sequence including all the bytes versus several sequences of only a few bytes (1 ≤ n ≤ 256). 7. int(A) corresponds to the upper integer part of A. For instance, int(12/8) = 2, int(32/8) = 4, int(15.3) =16.

40/59

M25P16 Table 16. AC characteristics (25 MHz operation)
Test conditions specified in Table 10 and Table 12 Symbol fC fR tCH tCL
(1)

DC and AC parameters

Alt. fC

Parameter Clock frequency for the following instructions: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, RDSR, WRSR Clock frequency for READ instructions

Min DC DC 18 18 — — — — — — — — — — — — — — — 0 10 10 10 10 — — — — — — — 20 100 — — — — — — — — —

Typ

Max 25 20 — — — — — — — — — — — 15 15 — — — — — 15 20 — — 3 3 1.8

Unit MHz MHz ns ns V/ns V/ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ?s ?s ?s ms

tCLH tCLL

Clock High time Clock Low time Clock Rise time(3) (peak to peak)

(1)

tCLCH(2) tCHCL(2) tSLCH tCHSL tDVCH tCHDX tCHSH tSHCH tSHSL tSHQZ(2) tCLQV tCLQX tHLCH tCHHH tHHCH tCHHL tHHQX(2) tHLQZ(2) tWHSL(4) tSHWL(4) tDP(2) tRES1(2) tRES2(2) tW(5) tLZ tHZ tCSH tDIS tV tHO tDSU tDH tCSS

0.1 0.1 10 10 5 5 10 10 100 — —

Clock Fall time(3) (peak to peak) S Active Setup time (relative to C) S Not Active Hold time (relative to C) Data In Setup time Data In Hold time S Active Hold time (relative to C) S Not Active Setup time (relative to C) S Deselect time Output Disable time Clock Low to Output Valid Output Hold time HOLD Setup time (relative to C) HOLD Hold time (relative to C) HOLD Setup time (relative to C) HOLD Hold time (relative to C) HOLD to Output Low-Z HOLD to Output High-Z Write Protect Setup time Write Protect Hold time S High to Deep Power-down mode S High to Standby mode without Electronic Signature Read S High to Standby mode with Electronic Signature Read Write Status Register cycle time

1.5

15

1. tCH + tCL must be greater than or equal to 1/ fC. 2. Value guaranteed by characterization, not 100% tested in production. 3. Expressed as a slew-rate. 4. Only applicable as a constraint for a WRSR instruction when SRWD is set at ‘1’.

41/59

DC and AC parameters

M25P16

5. Typical values given for TA = 85 °C.

Figure 23. Serial input timing
tSHSL S tCHSL C tDVCH tCHDX D MSB IN tCLCH LSB IN tCHCL tSLCH tCHSH tSHCH

Q

High Impedance
AI01447C

Figure 24. Write Protect setup and hold timing during WRSR when SRWD = 1

W tWHSL

tSHWL

S

C

D High Impedance Q
AI07439

42/59

M25P16 Figure 25. Hold timing

DC and AC parameters

S tHLCH tCHHL C tCHHH tHLQZ Q tHHQX tHHCH

D

HOLD
AI02032

Figure 26. Output timing
S tCH C tCLQV tCLQX Q tQLQH tQHQL D
ADDR.LSB IN

tCLQV tCLQX

tCL

tSHQZ

LSB OUT

AI01449e

43/59

Package mechanical

M25P16

11

Package mechanical
In order to meet environmental requirements, Numonyx offers these devices in RoHS compliant packages, which have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. Figure 27. VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package outline
A R1 D1 B
M C A B bbb 70-ME

D

aaa C A

E

E1

E2

e

2x
0.10 C B aaa C B 0.10 C A

b θ A2 D2 L

ddd

A

A1 A3

C

1. Drawing is not to scale. 2. The circle in the top view of the package indicates the position of pin 1.

44/59

M25P16 Table 17.

Package mechanical VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package mechanical data
millimeters Symbol Typ A A1 A2 A3 b D D1 D2 E E1 E2 e R1 L Θ aaa bbb ddd — — — — 0.85 — 0.65 0.20 0.40 6.00 5.75 3.40 5.00 4.75 4.00 1.27 0.10 0.60 — — — — — — 3.80 — 0.00 0.50 — — 3.20 — — 4.30 — — 0.75 12° 0.15 0.10 0.05 — — — — — — 0.35 — — 3.60 Min 0.80 0.00 — — 0.48 Max 1.00 0.05 Typ 0.033 — 0.026 0.008 0.016 0.236 0.226 0.134 0.197 0.187 0.157 0.050 0.004 0.024 — — — — — — 0.150 — 0.000 0.020 — — 0.126 — — 0.169 — — 0.029 12° 0.006 0.004 0.002 — — 0.014 — — 0.142 Min 0.031 0.000 — — 0.019 Max 0.039 0.002 inches

45/59

Package mechanical

M25P16

Figure 28. VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package outline
D

E

E2

e

b A L ddd A1
VDFPN-02

D2 K L1

1. Drawing is not to scale. 2. The circle in the top view of the package indicates the position of pin 1.

Table 18.

VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package mechanical data
millimeters inches Max 1.00 0.00 0.35 — — — — — — 0.82 0.50 — 0.45 — 8 0.05 0.48 —
(1)

Symbol Typ A A1 b D D2 ddd E E2 e K L L1 N 0.85 — 0.40 8.00 5.16 — 6.00 4.80 1.27 Min Typ 0.033 0.000 0.016 0.315 0.203 — 0.236 0.189 0.050 — 0.020 — 0.014 — — — — — — 0.032 0.018 — 8 0.024 0.006 Min Max 0.039 0.002 0.019 — — 0.002 — — —

0.05 — — — — 0.60 0.15

1. D2 Max should not exceed (D – K – 2 × L).

46/59

M25P16

Package mechanical Figure 29. SO8N – 8 lead plastic small outline, 150 mils body width, package outline
h x 45? A2 b e 0.25 mm GAUGE PLANE k
8

A ccc c

D

E1
1

E A1 L L1
SO-A

1. Drawing is not to scale.

Table 19.

SO8N – 8 lead plastic small outline, 150 mils body width, package mechanical data
millimeters inches Max 1.75 0.25 — 0.48 0.23 0.10 5.00 6.20 4.00 — 0.50 8° 1.27 — Typ — — — — — — 0.193 0.236 0.154 0.050 — — — 0.041 Min — 0.004 0.049 0.011 0.007 — 0.189 0.228 0.150 — 0.010 0° 0.016 — 0.019 0.009 0.004 0.197 0.244 0.157 — 0.020 8° 0.050 — Max 0.069 0.010

Symbol Typ A A1 A2 b c ccc D E E1 e h k L L1 — — — — — — 4.90 6.00 3.90 1.27 — — — 1.04 Min — 0.10 1.25 0.28 0.17 — 4.80 5.80 3.80 — 0.25 0° 0.40 —

47/59

Package mechanical

M25P16

Figure 30. SO8W – 8 lead plastic small outline, 208 mils body width, package outline

A2 b e D

A c CP

N

E E1
1

A1

k

L
6L_ME

1. Drawing is not to scale.

Table 20.

SO8 wide – 8 lead plastic small outline, 208 mils body width, package mechanical data
millimeters inches Max 2.50 0.25 2.00 0.51 0.35 0.10 6.05 6.22 8.89 — 10° 0.80 Typ — — — 0.016 0.008 — — — — 0.050 — — Min — 0.000 0.059 0.014 0.004 — — 0.198 0.300 — 0° 0.020 8 Max 0.098 0.010 0.079 0.020 0.014 0.004 0.238 0.245 0.350 — 10° 0.031

Symbol Typ A A1 A2 b c CP D E E1 e k L N — — — 0.40 0.20 — — — — 1.27 — — Min — 0.00 1.51 0.35 0.10 — — 5.02 7.62 — 0° 0.50 8

48/59

M25P16

Package mechanical Figure 31. SO16 wide – 16-lead plastic small outline, 300 mils body width, package outline
D
16 9

h x 45?

C E H

1

8

θ A2 A ddd A1 L

B SO-H

e

1. Drawing is not to scale.

Table 21.

SO16 wide – 16-lead plastic small outline, 300 mils body width, mechanical data
millimeters inches Max 2.65 0.30 0.51 0.32 10.50 7.60 — 10.65 0.75 1.27 8° 0.10 Typ — — — — — — 0.050 — — — — — Min 0.093 0.004 0.013 0.009 0.398 0.291 — 0.394 0.010 0.016 0° — Max 0.104 0.012 0.020 0.013 0.413 0.299 — 0.419 0.030 0.050 8° 0.004

Symbol Typ A A1 B C D E e H h L θ ddd — — — — — — 1.27 — — — — — Min 2.35 0.10 0.33 0.23 10.10 7.40 — 10.00 0.25 0.40 0° —

49/59

Package mechanical

M25P16

Figure 32. PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package outline
b2 A2 A1 b e eA D
8

E A L c eB

E1
1 PDIP-B

1. Package is not to scale.

Table 22.

PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package mechanical data
millimeters inches Max 4.80 — 3.50 0.55 1.57 0.35 9.30 8.25 6.45 — — 10.90 3.81 Typ — 0.019 0.122 0.014 0.057 0.008 0.358 0.300 0.246 — — 0.300 0.114 Min — — 0.129 — 0.059 — 0.362 0.309 0.250 0.100 0.300 0.346 0.122 Max 0.188 — 0.137 0.021 0.061 0.013 0.366 0.324 0.253 — — 0.429 0.150

Symbol Typ A A1 A2 b b2 c D E E1 e eA eB L — 0.50 3.10 0.38 1.47 0.21 9.10 7.62 6.25 — — 7.62 2.92 Min — — 3.30 — 1.52 — 9.20 7.87 6.35 2.54 7.62 8.80 3.30

50/59

M25P16

Package mechanical Figure 33. UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data

1. Drawing is not to scale.

51/59

Package mechanical

M25P16

Table 23.

UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data(1)
Databook (mm) Drawing (mm) Max 0.60 0.05 0.15 12° 0.90 0.30 0.80 0.20 0.80 8 4 0.25 0.55 3.90 2.90 0.35 0.65 4.10 3.10 0.30 0.60 4.00 3.00 0.25 0.55 3.90 2.90 0.35 0.65 4.10 3.10 Typ 0.55 0.02 Min 0.45 0.00 0.127 0° 0.70 0.10 Max 0.60 0.05 0.15 12° 0.90 0.30

Symbol Typ A A1 A3 0.55 0.02 Min 0.45 0.00 0.127 0° 0.80 0.20 0.80 8 4 0.30 0.60 4.00 3.00 0.70 0.10

θ
D2 E2 e N(2) ND
(3)

b(4) L D E

1. Maximum package warpage is 0.05 mm; maximum allowable burrs is 0.076 mm in all directions; and bilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals.N is the total number of terminals. 2. N is the total number of terminals. 3. ND refers to the number of terminals on D side. 4. Dimension b applies to metallized terminal and is measured between 0.15 and 0.30mm From terminal tip. if the terminal has the optional radius on the other end of the terminal, The dimension b should not be measured in that radius area.

52/59

M25P16

Ordering Information, Standard Parts

12
Table 24.
Device type

Ordering Information, Standard Parts
Ordering information scheme
Example: M25P16 – V MN 6 T P B A

M25P = Serial Flash memory for code storage Device function 16 = 16 Mbit (2 Mbit × 8) Security features(1) – = no extra security S = CFD programmed with UID Operating voltage V = VCC = 2.7 V to 3.6 V Package MP = VFDFPN8 6 × 5 mm (MLP8) ME = VDFPN8 8 × 6 mm (MLP8)(2) MN = SO8N (150 mils width) MW = SO8W (208 mils width) MF = SO16 (300 mils width) BA = PDIP8 (300 mils width) MC = UFDFPN8 (MLP8), 4 x 3 mm Device grade 6 = Industrial temperature range, –40 to 85 °C. Device tested with standard test flow 3(3) = Automotive temperature range, –40 to 125 °C. Device tested with high reliability certified flow.(4) Option blank = Standard packing T = Tape and reel packing Plating Technology P or G = RoHS compliant Lithography blank = 110nm, Catania Diffusion Plant B = 110nm, Fab.2 Diffusion Plant Automotive Grade A(4) = Automotive –40 °C to 125 °C Part Device tested with high reliability certified flow(3). blank = standard –40 to 85 °C device
1. Secure options are available upon customer request. 2. Not for new design, please use MP package version of the device. 3. Device grade 3 available in an SO8 RoHS compliant package.

53/59

Ordering Information, Standard Parts

M25P16

4. Numonyx strongly recommends the use of the Automotive Grade devices (AutoGrade 6 and Grade 3) for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801.

Note:

For a list of available options (speed, package, etc.), for further information on any aspect of this device or when ordering parts operating at 75 MHz (0.11 ?m, process digit ‘4’), please contact your nearest Numonyx Sales Office.

54/59

M25P16

Ordering Information, Automotive Parts

13
Table 25.
Example: Device type

Ordering Information, Automotive Parts
Ordering information scheme
M25P16 – V MN 6 T P B A

M25P = Serial Flash memory for code storage Device function 16 = 16 Mbit (2 Mbit × 8) Security features – = no extra security Operating voltage V = VCC = 2.3 to 3.6 V Package MN = SO8N (150 mils width) MF = SO16 (300 mils width) Device grade 6 = Industrial temperature range, –40 to 85 °C. Device tested with high reliability certified flow 3 = Automotive temperature range, –40 to 125 °C. Device tested with high reliability certified flow. Option blank = Standard packing T = Tape and reel packing Plating Technology P or G = RoHS compliant Lithography /4 = 110nm, Catania Diffusion Plant (not suggested for new design) B = 110nm, Fab.2 Diffusion Plant Automotive Grade blank = Automotive –40 to 125 °C part A = Automotive –40 °C to 85 °C part (used ONLY in conjunction with Device Grade 6 to distinguish the Auto Tested Parts from the non Auto Tested parts).

Note:

Numonyx strongly recommends the use of the Automotive Grade devices (Auto Grade 6 and 3) in an automotive envirnoment. The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Please ask your Numonyx sales office for a copy.

55/59

Revision history

M25P16

14

Revision history
Table 26.
Date 16-Jan-2002

Document revision history
Revision 0.1 Changes Target Specification Document written Clarification of descriptions of entering Standby Power mode from Deep Power-down mode, and of terminating an instruction sequence or dataout sequence. ICC2(max) value changed to 10?A Typical Page Program time improved. Write Protect setup and hold times specified, for applications that switch Write Protect to exit the Hardware Protection mode immediately before a WRSR, and to enter the Hardware Protection mode again immediately after MLP8 package added 50MHz operation, and RDID instruction added. Published internally, only 8x6 MLP8 and SO16(300 mil) packages added tPP, tSE and tBE revised. SO16 package code changed. Output Timing Reference Voltage changed. Document promoted to Preliminary Data. Table of contents, warning about exposed paddle on MLP8, and Pb-free options added. Value of tVSL(min) and tBE(typ) changed. Change of naming for VDFPN8 packages. Document promoted to full Datasheet. MLP8(5x6) package removed. Soldering temperature information clarified for RoHS compliant devices. Device Grade clarified Notes 1 and 2 removed from Table 24: Ordering information scheme. Small text changes. Read Identification (RDID), Deep Power-down (DP) and Release from Deep Power-down and Read Electronic Signature (RES) instructions, and Active Power, Standby Power and Deep Power-down modes paragraph clarified. Updated Page Program (PP) instructions in Page programming, Page Program (PP) and Table 15: AC characteristics (Grade 6). VFQFPN8 package added (see Figure 27: VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package outline and Table 17: VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package mechanical data). All packages are RoHS compliant. “Blank” option removed under Plating Technology. SO8 Narrow and SO8 Wide packages added (see Section 11: Package mechanical). VDFPN8 package updated (see Table 18: VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package mechanical data). Note 2 added to Table 24: Ordering information scheme. Figure 4: Bus master and memory devices on the SPI bus updated and Note 2 added. SO8N package specifications updated (see Figure 29 and Table 19). Small text changes.

23-Apr-2002

0.4

13-Dec-2002

0.5

15-May2003 20-Jun-2003 24-Sep-2003

0.6 0.7 0.8 1.0

24-Nov-2003

2.0

17-May2004

3.0

01-Apr-2005

4.0

01-Aug-2005

5.0

20-Oct-2005

6.0

27-Feb-2006

7

04-Jul-2006

8

56/59

M25P16 Table 26.
Date

Revision history Document revision history (continued)
Revision Changes Page Program, Sector Erase and Bulk Erase updated in Features. VIO max modified in Table 9: Absolute maximum ratings. Table 15: AC characteristics (110 nm technology) added. VFQFPN8 package specifications updated (see Table 17). Note 1 added to Table 18. Note: on page 54 modified. Small text changes. Hardware Write protection added to Features. VCC supply voltage and VSS ground signal descriptions added. Figure 4: Bus master and memory devices on the SPI bus modified, note 2 removed and replaced by an explanatory paragraph. Write In Progress bit behavior specified at Power-up (see Section 7: Power-up and powerdown). TLEAD added to Table 9: Absolute maximum ratings. Grade 3 temperature range added. Table 11: Data retention and endurance and Table 16: AC characteristics (25 MHz operation) added. SO8W and VFQFPN8 package specifications updated (see Section 11: Package mechanical). Eliminated the reference to the Deep Power-down mode and updated the Read Identification instruction in Section 6.3: Read Identification (RDID). Inserted UID and CFI content columns in Table 5: Read Identification (RDID) data-out sequence. Modified Data bytes for RDID instruction in Table 4: Instruction set. Modified Q signal in Figure 10: Read Identification (RDID) instruction sequence and data-out sequence. Modified Test condition and maximum values for ICC3 in Table 14: DC characteristics. Eliminated Table 15: AC characteristics (Grade 6). Modified the maximum value for fC in Table 15: AC characteristics (110 nm technology). Removed ‘low voltage’ from the title. Changed the typical time for Bulk Erase on page 1. Section 6.3: Read Identification (RDID) updated. Added note 2 and 3 to Table 9: Absolute maximum ratings. Modified maximum value for tCLQV in Table 15: AC characteristics (110 nm technology). Applied Numonyx branding. Added a reference to customer’s ability to request dedicated part number in Section 6.3: Read Identification (RDID) on page 20. Moved specifications in “max” column to “min” column and changed the “min” for grade 3 to 10,000 in Table 11: Data retention and endurance on page 37. Deleted “grade 6” reference in Table 15: AC characteristics (110 nm technology) on page 39. Deleted “grade 3” reference and “preliminary note” in Table 16: AC characteristics (25 MHz operation) on page 41. Revised Section 12: Ordering Information, Standard Parts on page 53. Added the PDIP8 (BA), 300 mils width package information.

10-Oct-2006

9

09-Jan-2007

10

15-Jun-2007

11

31-Oct-2007

12

10-Dec-2007

13

20-Jun 2008

14

5-Dec-2008

15

57/59

Revision history Table 26.
Date 6-March 2008

M25P16 Document revision history (continued)
Revision 16 Changes Added “Automotive Certified Parts” information to cover page, data retention table, AC Characteristics table, and ordering information. Made changes to the following tables: Table 8.: Power-up timing and VWI threshold – vWI changed min and max from 1.5 / 2.5 to 1.0 / 2.1 V respectively. Table 14.: DC characteristics – ICC3 (Read) changed from 12 mA to 8 mA. Table 16.: AC characteristics (25 MHz operation) – Removed tPP, tSE, and tBE, and the associated notes. Created separate order information for standard parts and automotive parts. Added the following package information: Figure 33.: UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data. Corrected package nomenclature.

3-August2009

17

14-Oct-2009

18

23-Feb-2010 14-April2010

19

20

58/59

M25P16

Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX? PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Numonyx may make changes to specifications and product descriptions at any time, without notice. Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com. Numonyx StrataFlash? and Numonyx? Forté? Serial Flash Memory are trademarks or registered trademarks of Numonyx or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright ? 2010, Numonyx, B.V., All Rights Reserved.

59/59


相关文章:
存储器类型
M25P05A, , M25P10A, M25P20, M25P40, M25P80, M25P16, M25P32, ,,, M25P64, M25PE10, M25PE20, M25PE40, M25PE80, M25PE16, ,,, M25PE32,M45...
各品牌闪存
16-100HIP EN25Q32-100HIP EN25B64-100FIP Numonyx 恒忆 SPI M25P10-AVMN6TP/X M25P20-VMN6TPB M25P40-VMN(MW)6TPB M25P80-VMN(MW)6T/P M25P16-...
数字化语音存储与回放系统的设计
+5V C8051F360 M25P16 SCK(P3.1) MISO(P3.2) MOSI(P3.3) C Q D VCC HOLD W NSS(P3.4) S VSS 图 4.1 C8051 单片机和 M25P16 的接口 五、系统...
USB_SPI编程器支持芯片列表
M25P05A M25P20 M25PE40 M25PE80 M25P16 M25P32 M25PX32 M25PX64 WINBOND W25X10A W25X10 W25X20L W25X20AL W25X40AL W25X40L MX25L3237D MX25L64...
基于C8051F360语音存储回放系统源码
录音 (语音的 存储) 时, 采集语音信号并将采集的数据存入 M25P16 中; 放音 (语音的回放) 时, 从 M25P16 中读取数据送 DAC。 一、设计题目 设计并制作一...
芯片支持列表
- STmicro M25P05 M25P05A M25P10A M25P20 M25P40 M25P80 M25P16 M25P32 M25P64 M25PE10 M25PE20 M25PE40 M25PE80 M25PE16 M25PX32 M25PX64 - WINBOND ...
blackfin-bf533--uboot移植笔记
本文主要针对 blackfin 系列的 bf531 芯片的 uboot 移植,其中在 uboot 阶段用到的外设 主要有 SDRAM , SPI Flash ( M25P16 ),网卡( DM9000 )等。 采用 的...
ADI ADSP-21479 SHARC处理器开发评估方案
ISSI IS61WV102416BLL-10TLI – 1M x 16 bits (2 MB) ? SPI flash memory ? Numonyx M25P16 – 16 Mb ? Analog audio interface ? Analog Devices AD...
ADZS-BF548-EZLITE产品资料
16) Micron MT46V32M16 BURST Flash: 32 MB (16M x 16 ) Intel C28F128K3C115 NAND Flash: 2 Gb ST Micro NAND02 SPI Flash: 16 Mbit ST M25P16 ...
kinect游戏控制器解剖
(2) Wolfson Microelectronics WM8737G - 带有麦克风信号预放大功能的双通道数模 转换器 * STMicroelectronics 25P16V6G - M25P16 - 16 Mbit 低电压串行闪存(...
更多相关标签:
m25p16中文资料 | m25p64 | m25p80 | m25p16中文数据手册 | m25p16 pdf | m25p40 | m25p16 程序 | 意法半导体 |