当前位置:首页 >> 信息与通信 >>

MATLAB HDL Coder Feature


Product Overview
On this page… Automated HDL Code Generation in the Hardware Development Process Summary of Key Features

Automated HDL Code Generation in the Hardware Development Process
Simulink? HDL Coder? software lets you generate hardware description language (HDL) code based on Simulink? models and Stateflow? finite-state machines. The coder brings the Model-Based Design approach into the domain of application-specific integrated circuit (ASIC) and field programmable gate array (FPGA) development. Using the coder, system architects and designers can spend more time on fine-tuning algorithms and models through rapid prototyping and experimentation and less time on HDL coding. Typically, you use a Simulink model to simulate a design intended for realization as an ASIC or FPGA. Once satisfied that the model meets design requirements, you run the Simulink HDL Coder compatibility checker utility to examine model semantics and blocks for HDL code generation compatibility. You then invoke the coder, using either the command line or the graphical user interface. The coder generates VHDL or Verilog code that implements the design embodied in the model. Usually, you also generate a corresponding test bench. You can use the test bench with HDL simulation tools to drive the generated HDL code and evaluate its behavior. The coder generates scripts that automate the process of compiling and simulating your code in these tools. You can also use EDA Simulator Link?, software from MathWorks? to cosimulate generated HDL entities within a Simulink model. The test bench feature increases confidence in the correctness of the generated code and saves time spent on test bench implementation. The design and test process is fully iterative. At any point, you can return to the original model, make modifications, and regenerate code. When the design and test phase of the project has been completed, you can easily export the generated HDL code to synthesis and layout tools for hardware realization. The coder generates synthesis scripts for the Synplify? family of synthesis tools.

Extending the Code Generation Process There are a number of ways to extend the code generation process. You can direct many details of the code generation process by setting code generation options in the HDL Coder pane of the Configuration Parameters dialog box or the Model Explorer. You can also set code generation options as parameter/value pairs passed to the makehdl and makehdltb functions. You can also specify how code is generated for a selected block or sets of blocks within the model. The coder provides alternate HDL block implementations for a variety of blocks. The HDL Block Properties dialog box lets you select from among implementations optimized for characteristics such as speed, chip area, or low latency. The HDL Block Properties dialog box also lets you set implementation parameters that specify further details of the code generated for a block. You can also select implementations and apply implementation parameters to large groups of blocks programmatically. The coder provides utility functions such as hdlfind_system and hdlset_param for this purpose. In some cases, block-specific optimizations may introduce latencies (delays) or numeric computations (for example, saturation or rounding operations) in the generated code that are not in the original model. To help you evaluate such cases, the coder creates a generated model — a Simulink model that corresponds exactly to the generated HDL code. This generated model lets you run simulations that produce results that are bit-true to the HDL code, and whose timing is cycle-accurate with respect to the HDL code. You can interface generated HDL code to existing or legacy HDL code. One way to do this is to use a subsystem in your model as a placeholder for an HDL entity, and generate ablack box interface (comprising I/O port definitions only) to that entity. Another way is to generate a cosimulation interface by placing an HDL Cosimulation block in your model.

Back to Top

Summary of Key Features
?

Generation of target-independent, synthesizable HDL code from Simulink models, MATLAB code, and Stateflow charts

? ? ? ? ? ?

Support for Mealy and Moore finite-state machines and control logic implementations Generation of test benches and EDA Simulator Link cosimulation models Resource sharing and subsystem-level retiming options for area-speed tradeoffs Simulink model optimization using timing constraint information and HDL synthesis tools Code-to-model and model-to-code traceability for DO-254 Legacy code integration


赞助商链接
相关文章:
matlab coder
matlab coder_计算机软件及应用_IT/计算机_专业资料。matlab coder基本函数的讲解...matlabHDL Coder 暂无评价 5页 1下载券 Matlab Coder自动生成C ... 暂无...
MATLAB各类工具箱
MATLAB[size=+0]应用发布 MATLAB Coder Filter Design HDL Coder MATLAB[size=+0]代码生成 [size=+0]滤波器设计 HDL[size=+ 成 41 42 43 44 MATLAB ...
基于MATLAB的图像处理字母识别
基于MATLAB的图像处理字母识别_计算机软件及应用_IT/计算机_专业资料。采用最小...digitalRec 目录下进行样本库的的建立并采集 feature 在对截取出来的图像进行识别...
基于Matlab对C6000系列DSP系统进行软件开发的研究
4. 使用 Matlab/Simulink Coder 完成 C6000 DSP 开发板算法的 Matlab 仿真和程序 设计。 5. 基于 Matlab/Simulink 的 DSP 生成代码的实时性分析。 1.5 毕业论文...
基于MATLAB和CCS实现代码生成及下载
? Embedded Coder Support Package for Texas Instruments C2000 Processors 安装:在 MATLAB 命令窗口输入“supportPackageInstaller”,出现窗口如下,或者点 获取硬件支持...
MATLAB中英文对照
MATLAB中英文对照_法律资料_人文社科_专业资料。MATLAB7.1 中文翻译 MATLAB MATLAB...HDL Coder 滤波器设计硬件描述语言编码器 Financial Derivatives Toolbox 金融预测...
MATLAB在数学中的应用
的软件之一,其在多线程计算、 视频图像算法等方面更加突出,能够从 Symbolic math Toolbox 中生成 Simscape 语言方程, SimulMATLABink 中增加了 Simulink PLC Coder...
MATLAB工具箱介绍
MATLAB[size=+0]代码生成 MATLAB Report Generator MATLAB[size=+0]报告生成 39 40 MATLAB[size=+0]应用发布 MATLAB Coder Filter Design HDL Coder MATLAB[size...
MATLAB常用模块
(MATLAB 代码生成) Filter Design HDL Coder(滤波器设计 HDL 代码生成) Simulink 信号处理与通信 (7) DSP System Toolbox(DSP 系统工具箱) Communications System ...
matlab 小技巧_图文
matlab 小技巧_计算机软件及应用_IT/计算机_专业资料。汇集matla快捷操作的各种小...feature jit on feature jit off feature accel on feature accel off 可以观察...
更多相关标签: