当前位置:首页 >> 信息与通信 >>

MATLAB HDL Coder Feature


Product Overview
On this page… Automated HDL Code Generation in the Hardware Development Process Summary of Key Features

Automated HDL Code Generation in the Hardware Developm

ent Process
Simulink? HDL Coder? software lets you generate hardware description language (HDL) code based on Simulink? models and Stateflow? finite-state machines. The coder brings the Model-Based Design approach into the domain of application-specific integrated circuit (ASIC) and field programmable gate array (FPGA) development. Using the coder, system architects and designers can spend more time on fine-tuning algorithms and models through rapid prototyping and experimentation and less time on HDL coding. Typically, you use a Simulink model to simulate a design intended for realization as an ASIC or FPGA. Once satisfied that the model meets design requirements, you run the Simulink HDL Coder compatibility checker utility to examine model semantics and blocks for HDL code generation compatibility. You then invoke the coder, using either the command line or the graphical user interface. The coder generates VHDL or Verilog code that implements the design embodied in the model. Usually, you also generate a corresponding test bench. You can use the test bench with HDL simulation tools to drive the generated HDL code and evaluate its behavior. The coder generates scripts that automate the process of compiling and simulating your code in these tools. You can also use EDA Simulator Link?, software from MathWorks? to cosimulate generated HDL entities within a Simulink model. The test bench feature increases confidence in the correctness of the generated code and saves time spent on test bench implementation. The design and test process is fully iterative. At any point, you can return to the original model, make modifications, and regenerate code. When the design and test phase of the project has been completed, you can easily export the generated HDL code to synthesis and layout tools for hardware realization. The coder generates synthesis scripts for the Synplify? family of synthesis tools.

Extending the Code Generation Process There are a number of ways to extend the code generation process. You can direct many details of the code generation process by setting code generation options in the HDL Coder pane of the Configuration Parameters dialog box or the Model Explorer. You can also set code generation options as parameter/value pairs passed to the makehdl and makehdltb functions. You can also specify how code is generated for a selected block or sets of blocks within the model. The coder provides alternate HDL block implementations for a variety of blocks. The HDL Block Properties dialog box lets you select from among implementations optimized for characteristics such as speed, chip area, or low latency. The HDL Block Properties dialog box also lets you set implementation parameters that specify further details of the code generated for a block. You can also select implementations and apply implementation parameters to large groups of blocks programmatically. The coder provides utility functions such as hdlfind_system and hdlset_param for this purpose. In some cases, block-specific optimizations may introduce latencies (delays) or numeric computations (for example, saturation or rounding operations) in the generated code that are not in the original model. To help you evaluate such cases, the coder creates a generated model — a Simulink model that corresponds exactly to the generated HDL code. This generated model lets you run simulations that produce results that are bit-true to the HDL code, and whose timing is cycle-accurate with respect to the HDL code. You can interface generated HDL code to existing or legacy HDL code. One way to do this is to use a subsystem in your model as a placeholder for an HDL entity, and generate ablack box interface (comprising I/O port definitions only) to that entity. Another way is to generate a cosimulation interface by placing an HDL Cosimulation block in your model.

Back to Top

Summary of Key Features
?

Generation of target-independent, synthesizable HDL code from Simulink models, MATLAB code, and Stateflow charts

? ? ? ? ? ?

Support for Mealy and Moore finite-state machines and control logic implementations Generation of test benches and EDA Simulator Link cosimulation models Resource sharing and subsystem-level retiming options for area-speed tradeoffs Simulink model optimization using timing constraint information and HDL synthesis tools Code-to-model and model-to-code traceability for DO-254 Legacy code integration


相关文章:
matlab coder
matlab coder_计算机软件及应用_IT/计算机_专业资料。matlab coder基本函数的讲解...matlabHDL Coder 暂无评价 5页 1下载券 Matlab Coder自动生成C ... 暂无...
MATLAB各类工具箱
MATLAB[size=+0]应用发布 MATLAB Coder Filter Design HDL Coder MATLAB[size=+0]代码生成 [size=+0]滤波器设计 HDL[size=+ 成 41 42 43 44 MATLAB ...
matlab 小技巧_图文
matlab 小技巧_计算机软件及应用_IT/计算机_专业资料。汇集matla快捷操作的各种小...feature jit on feature jit off feature accel on feature accel off 可以观察...
从simulink模型到PLC代码的自动生成功能
首先 在 MATLAB 命令行中执行命令 demo,选择 simulink PLC coder->Demos->Basic Introductions and Examples->Generating Structured Text for a Simple Simulink ...
Matlab代码生成的比较
matlab coder、simulink coder 和 embeded coder 有什么区别和联系? Embedded Coder 为支持的嵌入式处理器、目标芯片上快速原型板和大规模生产中使用的微 处理器生成...
MATLAB常用模块
(MATLAB 代码生成) Filter Design HDL Coder(滤波器设计 HDL 代码生成) Simulink 信号处理与通信 (7) DSP System Toolbox(DSP 系统工具箱) Communications System ...
matlab嵌入式代码生成
(之前版本为 Real-Time Workshop)从 Simulink 框图、Stateflow 图和 MATLAB ...Simulink HDL Coder ——将 Simulink 模型和 MATLAB 代码生成可综合的 HDL 代码...
Matlab各工具箱功能简介(部分)
Matlab各工具箱功能简介(部分)_计算机软件及应用_IT/计算机_专业资料。Toolbox ...Coder 30 Embedded Coder 31 Simulink HDL Coder 32 Simulink PLC Coder 33 Do...
基于MATLAB的图像处理字母识别
基于MATLAB的图像处理字母识别_计算机软件及应用_IT/计算机_专业资料。采用最小...digitalRec 目录下进行样本库的的建立并采集 feature 在对截取出来的图像进行识别...
卷积神经网络CNN代码解析-matlab
卷积神经网络CNN代码解析-matlab_计算机软件及应用_IT/计算机_专业资料。卷积神经...对于每个卷积输出 featuremap, %fan_in = 表示该层的一个输出 map,所对应的...
更多相关标签: